mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-30 19:22:31 +00:00
Code Activity

Drive $[ABCD] explicitly

Browse source
This commit is contained in:
Eddie Hung 2020-01-02 13:28:37 -08:00
parent 3012e9eebc
commit 50b68777d3
1 changed files with 21 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

20
techlibs/xilinx/abc9_map.v
View file

@ -373,13 +373,20 @@ module DSP48E1 (
wire [47:0] $C;
wire [24:0] $D;
if (PREG != 0)
assign P = $P, PCOUT = $PCOUT;
else begin
if (AREG == 0) assign $A = A;
if (BREG == 0) assign $B = B;
if (PREG == 0) begin
if (MREG == 0 && AREG == 0) assign $A = A;
else assign $A = 30'bx;
if (MREG == 0 && BREG == 0) assign $B = B;
else assign $B = 18'bx;
if (MREG == 0 && DREG == 0) assign $D = D;
else assign $D = 25'bx;
if (CREG == 0) assign $C = C;
if (DREG == 0) assign $D = D;
else assign $C = 48'bx;
end
else begin
assign $A = 30'bx, $B = 18'bx, $C = 48'bx, $D = 25'bx;
end
if (USE_MULT == "MULTIPLY" && USE_DPORT == "FALSE")
$__ABC9_DSP48E1_MULT dsp_comb(.$A($A), .$B($B), .$C($C), .$D($D), .$P($P), .$PCIN(PCIN), .$PCOUT($PCOUT), .P(P), .PCOUT(PCOUT));
@ -389,6 +396,5 @@ module DSP48E1 (
$__ABC9_DSP48E1 dsp_comb(.$A($A), .$B($B), .$C($C), .$D($D), .$P($P), .$PCIN(PCIN), .$PCOUT($PCOUT), .P(P), .PCOUT(PCOUT));
else
$error("Invalid DSP48E1 configuration");
end
endgenerate
endmodule