3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 04:01:25 +00:00

Revert "Fix xilinx tests, when iopads are default"

This reverts commit 477e43d921.
This commit is contained in:
Miodrag Milanovic 2019-12-28 16:12:45 +01:00
parent 436fea9e69
commit 509da7ed1a
16 changed files with 40 additions and 40 deletions

View file

@ -8,7 +8,7 @@ design -load postopt # load the post-opt design (otherwise equiv_opt loads the p
cd mux2 # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT3
select -assert-none t:LUT3 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT3 %% t:* %D
design -load read
@ -19,7 +19,7 @@ design -load postopt # load the post-opt design (otherwise equiv_opt loads the p
cd mux4 # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT6
select -assert-none t:LUT6 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT6 %% t:* %D
design -load read
@ -31,7 +31,7 @@ cd mux8 # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT3
select -assert-count 2 t:LUT6
select -assert-none t:LUT3 t:LUT6 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT3 t:LUT6 %% t:* %D
design -load read
@ -44,4 +44,4 @@ select -assert-min 5 t:LUT6
select -assert-max 7 t:LUT6
select -assert-max 2 t:MUXF7
select -assert-none t:LUT6 t:MUXF7 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT6 t:MUXF7 %% t:* %D