mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 01:16:16 +00:00
Code Activity

Revert "verilog: specify polarity to be separate token"

Browse source 
This reverts commit 2122e0d053de659d5264500dc18965ba10013590.
This commit is contained in:
Eddie Hung 2020-02-19 12:05:38 -08:00
parent ddbe81df78
commit 5084fa9d8a
2 changed files with 12 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

7
frontends/verilog/verilog_lexer.l
View file

@ -518,12 +518,7 @@ import[ \t\r\n]+\"(DPI|DPI-C)\"[ \t\r\n]+function[ \t\r\n]+ {
".*" { return TOK_WILDCARD_CONNECT; }
[+-] {
if (!specify_mode) REJECT;
frontend_verilog_yylval.ch = yytext[0];
return TOK_SPECIFY_POL;
}
[=*]> {
[-+]?[=*]> {
if (!specify_mode) REJECT;
yylval->string = new std::string(yytext);
return TOK_SPECIFY_OPER;