mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-25 21:57:01 +00:00
Code Activity

const modifier for pool of SigBit -> SigSpec conversion causing linkage errors on Mac

Browse source
This commit is contained in:
Akash Levy 2024-12-20 11:56:10 -08:00
parent 18d46c00e0
commit 4f41e01edc
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/rtlil.cc
View file

@ -4396,7 +4396,7 @@ RTLIL::SigSpec::SigSpec(const std::vector<RTLIL::SigBit> &bits)
check(); check();
} }
RTLIL::SigSpec::SigSpec(const pool<RTLIL::SigBit> &bits) RTLIL::SigSpec::SigSpec(pool<RTLIL::SigBit> &bits)
{ {
cover("kernel.rtlil.sigspec.init.pool_bits"); cover("kernel.rtlil.sigspec.init.pool_bits");

2
kernel/rtlil.h
View file

@ -1011,7 +1011,7 @@ public:
SigSpec(const RTLIL::SigBit &bit, int width = 1); SigSpec(const RTLIL::SigBit &bit, int width = 1);
SigSpec(const std::vector<RTLIL::SigChunk> &chunks); SigSpec(const std::vector<RTLIL::SigChunk> &chunks);
SigSpec(const std::vector<RTLIL::SigBit> &bits); SigSpec(const std::vector<RTLIL::SigBit> &bits);
SigSpec(const pool<RTLIL::SigBit> &bits); SigSpec(pool<RTLIL::SigBit> &bits);
SigSpec(const std::set<RTLIL::SigBit> &bits); SigSpec(const std::set<RTLIL::SigBit> &bits);
explicit SigSpec(bool bit); explicit SigSpec(bool bit);