mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-23 06:13:41 +00:00
Code Activity

SigSet<Cell*> to use stable compare class

Browse source
This commit is contained in:
Eddie Hung 2019-09-12 11:45:02 -07:00
parent 6044fff074
commit 4ea34aaacd
5 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/opt/opt_rmdff.cc
View file

@ -29,7 +29,7 @@ USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN
SigMap assign_map, dff_init_map;
SigSet<RTLIL::Cell*> mux_drivers;
SigSet<RTLIL::Cell*, RTLIL::sort_by_name_id<RTLIL::Cell>> mux_drivers;
dict<SigBit, RTLIL::Cell*> bit2driver;
dict<SigBit, pool<SigBit>> init_attributes;