mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Add WE to ECP5 dist RAM's abc_scc_break too

Browse source
This commit is contained in:
Eddie Hung 2019-06-26 20:02:19 -07:00
parent a7a88109f5
commit 4de25a1949
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/ecp5/cells_sim.v
View file

@ -106,7 +106,7 @@ module PFUMX (input ALUT, BLUT, C0, output Z);
endmodule endmodule
// --------------------------------------- // ---------------------------------------
(* abc_box_id=2, abc_scc_break="DI" *) (* abc_box_id=2, abc_scc_break="DI,WRE" *)
module TRELLIS_DPR16X4 ( module TRELLIS_DPR16X4 (
input [3:0] DI, input [3:0] DI,
input [3:0] WAD, input [3:0] WAD,