mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Merge pull request #1567 from YosysHQ/eddie/sat_init_warning

Browse source 
sat: suppress 'Warning: ignoring initial value on non-register: ...' when init[i] = 1'bx
This commit is contained in:
Claire Wolf 2020-01-28 17:40:28 +01:00 • committed by GitHub
commit 4ddaa70fd6
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 13 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

11
tests/sat/initval.ys
View file

@ -2,3 +2,14 @@ read_verilog -sv initval.v
proc;;
sat -seq 10 -prove-asserts
design -reset
read_verilog -icells <<EOT
module top(input clk, i, output [1:0] o);
(* init = 2'bx0 *)
wire [1:0] o;
assign o[1] = o[0];
$_DFF_P_ dff (.C(clk), .D(i), .Q(o[0]));
endmodule
EOT
sat -seq 1