mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Fix static initialization, fixes mingw build

Browse source
This commit is contained in:
Miodrag Milanovic 2022-07-04 19:31:38 +02:00
parent da0682b99a
commit 4db820e9d4
1 changed files with 21 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

21
techlibs/gatemate/gatemate_foldinv.cc
View file

@ -34,7 +34,17 @@ struct LUTType {
IdString output_param; IdString output_param;
}; };
static const dict<IdString, LUTType> lut_types = { struct FoldInvWorker {
FoldInvWorker(Module *module) : module(module), sigmap(module) {};
Module *module;
SigMap sigmap;
// Mapping from inverter output to inverter input
dict<SigBit, SigBit> inverted_bits;
// Mapping from inverter input to inverter
dict<SigBit, Cell*> inverter_input;
const dict<IdString, LUTType> lut_types = {
{ID(CC_LUT2), {{ {ID(CC_LUT2), {{
{ID(I0), {0, ID(INIT)}}, {ID(I0), {0, ID(INIT)}},
{ID(I1), {1, ID(INIT)}}, {ID(I1), {1, ID(INIT)}},
@ -54,15 +64,6 @@ static const dict<IdString, LUTType> lut_types = {
}, ID(INIT_L20)}}, }, ID(INIT_L20)}},
}; };
struct FoldInvWorker {
FoldInvWorker(Module *module) : module(module), sigmap(module) {};
Module *module;
SigMap sigmap;
// Mapping from inverter output to inverter input
dict<SigBit, SigBit> inverted_bits;
// Mapping from inverter input to inverter
dict<SigBit, Cell*> inverter_input;
void find_inverted_bits() void find_inverted_bits()
{ {