mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-23 11:37:55 +00:00
Code Activity

Add simple VHDL+PSL example

Browse source
This commit is contained in:
Clifford Wolf 2017-07-28 15:33:30 +02:00
parent 5a828fff34
commit 4cf890dac1
4 changed files with 64 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/sva/Makefile
View file

@ -1,13 +1,13 @@
TESTS = $(basename $(wildcard *.sv))
TESTS = $(sort $(basename $(wildcard *.sv)) $(basename $(wildcard *.vhd)))
all: $(addsuffix .ok,$(TESTS))
%.ok: %.sv
bash runtest.sh $<
%.ok:
bash runtest.sh $@
clean:
rm -rf $(addsuffix .ok,$(TESTS))
rm -rf $(addsuffix .ok,$(TESTS)) $(addsuffix .sby,$(TESTS)) $(TESTS)
rm -rf $(addsuffix _pass.sby,$(TESTS)) $(addsuffix _pass,$(TESTS))
rm -rf $(addsuffix _fail.sby,$(TESTS)) $(addsuffix _fail,$(TESTS))