mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-03-10 17:12:31 +01:00 • committed by Martin Povišer
parent fb3ad314ba
commit 4cbc92f50f
8 changed files with 157 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/quicklogic/ql_dsp_macc.cc
View file

@ -61,7 +61,6 @@ static void create_ql_macc_dsp(ql_dsp_macc_pm &pm, int dsp_version)
cell_base_name = "dspv2";
std::function<void(Cell*)> set_fractured = nullptr;
auto set_fractured_dspv1 = [](Cell* cell) -> void {cell->setPort(ID(f_mode_i), State::S0);};
auto set_fractured_dspv2 = [](Cell* cell) -> void {cell->setParam(ID(FRAC_MODE), State::S0);};
if (min_width <= 2 && max_width <= 2 && z_width <= 4) {
@ -81,7 +80,6 @@ static void create_ql_macc_dsp(ql_dsp_macc_pm &pm, int dsp_version)
tgt_a_width = 20;
tgt_b_width = 18;
tgt_z_width = 38;
set_fractured = set_fractured_dspv1;
} else {
reject = true;
}