mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 12:11:24 +00:00
Code Activity

Refactoring: Renamed RTLIL::Module::cells to cells_

Browse source
This commit is contained in:
Clifford Wolf 2014-07-27 01:51:45 +02:00
parent f9946232ad
commit 4c4b602156
61 changed files with 152 additions and 152 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/stat.cc
View file

@ -90,7 +90,7 @@ namespace
num_memory_bits += it.second->width * it.second->size;
}
for (auto &it : mod->cells) {
for (auto &it : mod->cells_) {
if (!design->selected(mod, it.second))
continue;
num_cells++;