mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Update fsm_detect bugfix

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-11-12 17:31:30 +01:00
parent 16df8f5a32
commit 4be5a0fd7c
1 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
passes/fsm/fsm_detect.cc
View file

@ -173,9 +173,10 @@ static void detect_fsm(RTLIL::Wire *wire)
if (set_output || clr_output) { if (set_output || clr_output) {
for (auto &port_it : cell->connections()) for (auto &port_it : cell->connections())
for (auto bit : assign_map(port_it.second)) if (cell->input(port_it.first))
if (bit.wire != nullptr && !sig_q_bits.count(bit)) for (auto bit : assign_map(port_it.second))
goto next_cellport; if (bit.wire != nullptr && !sig_q_bits.count(bit))
goto next_cellport;
} }
if (set_output || clr_output) { if (set_output || clr_output) {