mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Various small improvements to synth_xilinx

Browse source
This commit is contained in:
Clifford Wolf 2015-01-06 14:37:50 +01:00
parent 081e1a49f8
commit 4a0b3a5423
2 changed files with 8 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/techmap/iopadmap.cc
View file

@ -62,8 +62,8 @@ struct IopadmapPass : public Pass {
log("\n");
log(" -bits\n");
log(" create individual bit-wide buffers even for ports that\n");
log(" are wider. (the default behavio is to create word-wide\n");
log(" buffers use -widthparam to set the word size on the cell.)\n");
log(" are wider. (the default behavior is to create word-wide\n");
log(" buffers using -widthparam to set the word size on the cell.)\n");
log("\n");
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)