mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 13:28:59 +00:00
Code Activity

Fixed "flatten" for non-pre-derived modules

Browse source
This commit is contained in:
Clifford Wolf 2015-02-21 15:01:13 +01:00
parent 1f6737f08f
commit 49dd9c713f
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
passes/techmap/techmap.cc
View file

@ -1088,7 +1088,7 @@ struct FlattenPass : public Pass {
if (worker.techmap_module(design, top_mod, design, handled_cells, celltypeMap, false)) if (worker.techmap_module(design, top_mod, design, handled_cells, celltypeMap, false))
did_something = true; did_something = true;
} else { } else {
for (auto mod : design->modules()) for (auto mod : vector<Module*>(design->modules()))
if (worker.techmap_module(design, mod, design, handled_cells, celltypeMap, false)) if (worker.techmap_module(design, mod, design, handled_cells, celltypeMap, false))
did_something = true; did_something = true;
} }
@ -1098,7 +1098,7 @@ struct FlattenPass : public Pass {
if (top_mod != NULL) { if (top_mod != NULL) {
dict<RTLIL::IdString, RTLIL::Module*> new_modules; dict<RTLIL::IdString, RTLIL::Module*> new_modules;
for (auto mod : design->modules()) for (auto mod : vector<Module*>(design->modules()))
if (mod == top_mod || mod->get_bool_attribute("\\blackbox")) { if (mod == top_mod || mod->get_bool_attribute("\\blackbox")) {
new_modules[mod->name] = mod; new_modules[mod->name] = mod;
} else { } else {