mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-10 19:27:07 +00:00
Code Activity

Add .sv support to "hierarchy -libdir"

Browse source
This commit is contained in:
Clifford Wolf 2018-03-26 21:19:00 +02:00
parent 315d5e32bf
commit 491c352da7
1 changed files with 6 additions and 0 deletions

6
passes/hierarchy/hierarchy.cc
View file

@ -179,6 +179,12 @@ bool expand_module(RTLIL::Design *design, RTLIL::Module *module, bool flag_check
goto loaded_module;
}
filename = dir + "/" + RTLIL::unescape_id(cell->type) + ".sv";
if (check_file_exists(filename)) {
Frontend::frontend_call(design, NULL, filename, "verilog -sv");
goto loaded_module;
}
filename = dir + "/" + RTLIL::unescape_id(cell->type) + ".il";
if (check_file_exists(filename)) {
Frontend::frontend_call(design, NULL, filename, "ilang");