mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 08:35:32 +00:00
Code Activity

Undo bound removal

Browse source
This commit is contained in:
Akash Levy 2024-10-10 13:34:18 -07:00
parent 4334792d0c
commit 48cb802599
1 changed files with 0 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.cc
View file

@ -450,7 +450,6 @@ void VerificImporter::import_attributes(dict<RTLIL::IdString, RTLIL::Const> &att
auto type_range = nl->GetTypeRange(obj->Name());
if (!type_range)
return;
/* SILIMATE: causes issues with OpenSTA attribute parsing
if (type_range->IsTypeScalar()) {
const long long bottom_bound = type_range->GetScalarRangeLeftBound();
const long long top_bound = type_range->GetScalarRangeRightBound();
@ -464,7 +463,6 @@ void VerificImporter::import_attributes(dict<RTLIL::IdString, RTLIL::Const> &att
attributes.emplace(ID(bottom_bound), bottom_const);
attributes.emplace(ID(top_bound), top_const);
}
*/
if (!type_range->IsTypeEnum())
return;
#ifdef VERIFIC_VHDL_SUPPORT