mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

Added splitnets command

Browse source
This commit is contained in:
Clifford Wolf 2013-06-18 17:11:36 +02:00
parent 6971c4db62
commit 48aa72ae8f
2 changed files with 110 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/Makefile.inc
View file

@ -3,3 +3,5 @@ OBJS += passes/cmds/select.o
OBJS += passes/cmds/show.o OBJS += passes/cmds/show.o
OBJS += passes/cmds/rename.o OBJS += passes/cmds/rename.o
OBJS += passes/cmds/scatter.o OBJS += passes/cmds/scatter.o
OBJS += passes/cmds/splitnets.o

108
passes/cmds/splitnets.cc Normal file
View file

@ -0,0 +1,108 @@
/*
* yosys -- Yosys Open SYnthesis Suite
*
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
#include "kernel/register.h"
#include "kernel/celltypes.h"
#include "kernel/rtlil.h"
#include "kernel/log.h"
struct SplitnetsWorker
{
std::map<RTLIL::Wire*, std::vector<RTLIL::Wire*>> splitmap;
void operator()(RTLIL::SigSpec &sig)
{
sig.expand();
for (auto &c : sig.chunks)
if (splitmap.count(c.wire) > 0) {
c.wire = splitmap.at(c.wire).at(c.offset);
c.offset = 0;
}
sig.optimize();
}
};
struct SplitnetsPass : public Pass {
SplitnetsPass() : Pass("splitnets", "split up multi-bit nets") { }
virtual void help()
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" splitnets [options] [selection]\n");
log("\n");
log("This command splits multi-bit nets into single-bit nets.\n");
log("\n");
log(" -ports\n");
log(" also split module ports. per default only internal signals are split.\n");
log("\n");
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
bool flag_ports = false;
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++)
{
if (args[argidx] == "-ports") {
flag_ports = true;
continue;
}
break;
}
extra_args(args, argidx, design);
for (auto &mod_it : design->modules)
{
RTLIL::Module *module = mod_it.second;
if (!design->selected(module))
continue;
SplitnetsWorker worker;
for (auto &w : module->wires) {
RTLIL::Wire *wire = w.second;
if (wire->width > 1 && (wire->port_id == 0 || flag_ports))
worker.splitmap[wire] = std::vector<RTLIL::Wire*>();
}
for (auto &it : worker.splitmap)
for (int i = 0; i < it.first->width; i++) {
RTLIL::Wire *wire = new RTLIL::Wire;
wire->port_id = it.first->port_id;
wire->port_input = it.first->port_input;
wire->port_output = it.first->port_output;
wire->name = it.first->name + stringf("[%d]", i);
while (module->count_id(wire->name) > 0)
wire->name = wire->name + "_";
module->add(wire);
it.second.push_back(wire);
}
module->rewrite_sigspecs(worker);
for (auto &it : worker.splitmap) {
module->wires.erase(it.first->name);
delete it.first;
}
module->fixup_ports();
}
}
} SplitnetsPass;