mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-27 19:18:49 +00:00
Code Activity

End of file fix

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:23:41 +02:00
parent 3ac58b3ac1
commit 48a3dcc02a
304 changed files with 64 additions and 321 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/quicklogic/ql_bram_types.cc
View file

@ -162,4 +162,4 @@ struct QlBramTypesPass : public Pass {
} QlBramMergePass;
PRIVATE_NAMESPACE_END
PRIVATE_NAMESPACE_END

1
techlibs/quicklogic/qlf_k6n10f/arith_map.v
View file

@ -96,4 +96,3 @@ module _80_quicklogic_alu (A, B, CI, BI, X, Y, CO);
assign X = S;
endmodule

2
techlibs/quicklogic/qlf_k6n10f/brams_map.v
View file

@ -4285,4 +4285,4 @@ module BRAM2x18_AFIFO (
.FLUSH2_i(Async_Flush2)
);
endmodule
endmodule

2
techlibs/quicklogic/qlf_k6n10f/brams_sim.v
View file

@ -10946,4 +10946,4 @@ module TDP36K_FIFO_SYNC_A1_X9_B1_X9_A2_X9_B2_X9_split (
endspecify
`endif
endmodule
endmodule

1
techlibs/quicklogic/qlf_k6n10f/cells_sim.v
View file

@ -372,4 +372,3 @@ module latchnsre (
endspecify
endmodule

1
techlibs/quicklogic/qlf_k6n10f/dsp_final_map.v
View file

@ -262,4 +262,3 @@ module dsp_t1_10x9x32_cfg_params (
assign dly_b_o = dly_b_o[8:0];
endmodule

1
techlibs/quicklogic/qlf_k6n10f/ffs_map.v
View file

@ -130,4 +130,3 @@ module \$__SHREG_DFF_P_ (D, Q, C);
endgenerate
endmodule

2
techlibs/quicklogic/qlf_k6n10f/libmap_brams_map.v
View file

@ -480,4 +480,4 @@ TDP36K #(
.FLUSH2_i(1'b0)
);
endmodule
endmodule

1
techlibs/quicklogic/qlf_k6n10f/sram1024x18_mem.v
View file

@ -61,4 +61,3 @@ module sram1024x18 (
end
endmodule