mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-28 03:28:49 +00:00
Code Activity

End of file fix

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:23:41 +02:00
parent 3ac58b3ac1
commit 48a3dcc02a
304 changed files with 64 additions and 321 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/microchip/arith_map.v
View file

@ -102,4 +102,3 @@ module \$__SF2_ALU (A, B, CI, BI, X, Y, CO);
);
end endgenerate
endmodule

2
techlibs/microchip/brams_defs.vh
View file

@ -66,4 +66,4 @@ function [63:0] slice_init_uSRAM;
integer i;
for (i = 0; i < 64; i = i + 1)
slice_init_uSRAM[i] = INIT[(slice_idx * 64 + i)];
endfunction
endfunction

1
techlibs/microchip/cells_map.v
View file

@ -101,4 +101,3 @@ module \$lut (A, Y);
endgenerate
endmodule
`endif

2
techlibs/microchip/cells_sim.v
View file

@ -716,4 +716,4 @@ parameter INIT9 = 64'h0;
parameter INIT10 = 64'h0;
parameter INIT11 = 64'h0;
endmodule
endmodule

2
techlibs/microchip/microchip_dsp_cascade.pmg
View file

@ -233,4 +233,4 @@ finally
}
endcode
endcode

1
techlibs/microchip/uSRAM_map.v
View file

@ -123,4 +123,3 @@ RAM64x12 #(
);
endmodule