mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-30 20:48:56 +00:00
Code Activity

End of file fix

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:23:41 +02:00
parent 3ac58b3ac1
commit 48a3dcc02a
304 changed files with 64 additions and 321 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/intel/max10/cells_map.v
View file

@ -55,5 +55,3 @@ module \$lut (A, Y);
wire _TECHMAP_FAIL_ = 1;
endgenerate
endmodule //

1
techlibs/intel/max10/dsp_map.v
View file

@ -70,4 +70,3 @@ module \$__MUL9X9 (input [8:0] A, input [8:0] B, output [17:0] Y);
.dataout (Y)
);
endmodule