3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-30 16:03:17 +00:00

Merge pull request #5141 from garytwong/unique-if

Accept (and ignore) SystemVerilog unique/priority if.
This commit is contained in:
KrystalDelusion 2025-05-27 09:45:50 +12:00 committed by GitHub
commit 489a12d6c1
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
9 changed files with 189 additions and 2 deletions

View file

@ -153,6 +153,7 @@ X(parameter)
X(PORTID)
X(PRIORITY)
X(PRIORITY_MASK)
X(promoted_if)
X(Q)
X(R)
X(ram_block)