3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-03 12:51:23 +00:00

Improvements in "synth" script

This commit is contained in:
Clifford Wolf 2014-09-18 12:57:55 +02:00
parent 815fab9d71
commit 4888d61c65

View file

@ -66,18 +66,20 @@ struct SynthPass : public Pass {
log(" wreduce\n"); log(" wreduce\n");
log(" alumacc\n"); log(" alumacc\n");
log(" share\n"); log(" share\n");
log(" opt -fast\n"); log(" opt\n");
log(" fsm\n"); log(" fsm\n");
log(" opt -fast\n"); log(" opt -fast\n");
log(" memory\n"); log(" memory -nomap\n");
log(" opt_clean\n");
log("\n"); log("\n");
log(" fine:\n"); log(" fine:\n");
log(" memory_map\n");
log(" techmap\n"); log(" techmap\n");
log(" opt -fast\n"); log(" opt -fast\n");
#ifdef YOSYS_ENABLE_ABC #ifdef YOSYS_ENABLE_ABC
log(" abc\n"); log(" abc -fast\n");
log(" opt_clean\n");
#endif #endif
log(" clean\n");
log("\n"); log("\n");
} }
virtual void execute(std::vector<std::string> args, RTLIL::Design *design) virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
@ -130,20 +132,22 @@ struct SynthPass : public Pass {
Pass::call(design, "wreduce"); Pass::call(design, "wreduce");
Pass::call(design, "alumacc"); Pass::call(design, "alumacc");
Pass::call(design, "share"); Pass::call(design, "share");
Pass::call(design, "opt -fast"); Pass::call(design, "opt");
Pass::call(design, "fsm"); Pass::call(design, "fsm");
Pass::call(design, "opt -fast"); Pass::call(design, "opt -fast");
Pass::call(design, "memory"); Pass::call(design, "memory -nomap");
Pass::call(design, "opt_clean");
} }
if (check_label(active, run_from, run_to, "fine")) if (check_label(active, run_from, run_to, "fine"))
{ {
Pass::call(design, "memory_map");
Pass::call(design, "techmap"); Pass::call(design, "techmap");
Pass::call(design, "opt -fast"); Pass::call(design, "opt -fast");
#ifdef YOSYS_ENABLE_ABC #ifdef YOSYS_ENABLE_ABC
Pass::call(design, "abc"); Pass::call(design, "abc -fast");
Pass::call(design, "opt_clean");
#endif #endif
Pass::call(design, "clean");
} }
log_pop(); log_pop();