3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-02 01:49:04 +00:00

Enabled realmath that was disabled for some reason

This commit is contained in:
Miodrag Milanovic 2026-03-11 08:02:11 +01:00
parent 2123121d23
commit 486c3715fb
2 changed files with 3 additions and 3 deletions

View file

@ -37,7 +37,7 @@ SH_TEST_DIRS += ./simple
SH_TEST_DIRS += ./simple_abc9
SH_TEST_DIRS += ./hana
SH_TEST_DIRS += ./asicworld
# SH_TEST_DIRS += ./realmath
SH_TEST_DIRS += ./realmath
SH_TEST_DIRS += ./share
SH_TEST_DIRS += ./opt_share
SH_TEST_DIRS += ./fsm

View file

@ -23,8 +23,8 @@ echo "running tests.."
for ((i = 0; i < $count; i++)); do
echo -n "[$i]"
idx=$( printf "%05d" $i )
../../../yosys -qq uut_${idx}.ys
iverilog -o uut_${idx}_tb uut_${idx}_tb.v uut_${idx}.v uut_${idx}_syn.v
../../../yosys -qq uut_${idx}.ys >/dev/null 2>&1
iverilog -o uut_${idx}_tb uut_${idx}_tb.v uut_${idx}.v uut_${idx}_syn.v >/dev/null 2>&1
./uut_${idx}_tb | tee uut_${idx}.err
if test -s uut_${idx}.err; then
echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of Icarus Verilog."