mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 11:25:53 +00:00
Fix test
This commit is contained in:
parent
b4787c787f
commit
4861aefcd8
1 changed files with 0 additions and 4 deletions
|
@ -82,10 +82,6 @@ struct AnnotateCellFanout : public ScriptPass {
|
|||
log_error("No design object");
|
||||
return;
|
||||
}
|
||||
if (!design->top_module()) {
|
||||
log_error("No top module");
|
||||
return;
|
||||
}
|
||||
log("Running annotate_cell_fanout pass\n");
|
||||
log_flush();
|
||||
// Precompute cell output sigspec to cell map
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue