3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 11:25:53 +00:00
This commit is contained in:
Alain Dargelas 2025-01-31 13:28:48 -08:00
parent b4787c787f
commit 4861aefcd8

View file

@ -82,10 +82,6 @@ struct AnnotateCellFanout : public ScriptPass {
log_error("No design object"); log_error("No design object");
return; return;
} }
if (!design->top_module()) {
log_error("No top module");
return;
}
log("Running annotate_cell_fanout pass\n"); log("Running annotate_cell_fanout pass\n");
log_flush(); log_flush();
// Precompute cell output sigspec to cell map // Precompute cell output sigspec to cell map