mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-03 22:43:57 +00:00
Code Activity

Merge pull request #5388 from jix/bufnorm-followup

Browse source 
Refactor and fixes to incremental bufNormalize + related changes
This commit is contained in:
Jannis Harder 2025-09-29 15:15:29 +02:00 • committed by GitHub
commit 47639f8a98
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
6 changed files with 292 additions and 120 deletions
Download patch file Download diff file Expand all files Collapse all files

14
passes/opt/opt_clean.cc
View file

@ -635,9 +635,17 @@ void rmunused_module(RTLIL::Module *module, bool purge_mode, bool verbose, bool
}
}
for (auto cell : delcells) {
if (verbose)
log_debug(" removing buffer cell `%s': %s = %s\n", cell->name,
log_signal(cell->getPort(ID::Y)), log_signal(cell->getPort(ID::A)));
if (verbose) {
if (cell->type == ID($connect))
log_debug(" removing connect cell `%s': %s <-> %s\n", cell->name,
log_signal(cell->getPort(ID::A)), log_signal(cell->getPort(ID::B)));
else if (cell->type == ID($input_port))
log_debug(" removing input port marker cell `%s': %s\n", cell->name,
log_signal(cell->getPort(ID::Y)));
else
log_debug(" removing buffer cell `%s': %s = %s\n", cell->name,
log_signal(cell->getPort(ID::Y)), log_signal(cell->getPort(ID::A)));
}
module->remove(cell);
}
if (!delcells.empty())