mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Added $alu cell type

Browse source
This commit is contained in:
Clifford Wolf 2014-08-30 18:59:05 +02:00
parent 88db09255b
commit 4724d94fbc
5 changed files with 67 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

5
techlibs/common/techmap.v
View file

@ -359,7 +359,7 @@ module \$__alu_lookahead (A, B, CI, X, Y, CO);
assign carry = {CO, CI};
endmodule
module \$__alu (A, B, CI, BI, X, Y, CO);
module \$alu (A, B, CI, BI, X, Y, CO);
parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
@ -370,7 +370,6 @@ module \$__alu (A, B, CI, BI, X, Y, CO);
input [B_WIDTH-1:0] B;
output [Y_WIDTH-1:0] X, Y;
// carry in, sub, carry out, carry sign
input CI, BI;
output [Y_WIDTH-1:0] CO;
@ -410,7 +409,7 @@ endmodule
wire [WIDTH-1:0] alu_x, alu_y, alu_co;
wire [WIDTH:0] carry = {alu_co, |_sub};
\$__alu #(
\$alu #(
.A_SIGNED(A_SIGNED),
.B_SIGNED(B_SIGNED),
.A_WIDTH(A_WIDTH),