mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Docs: Move verilog.rst to using_yosys

Browse source 
Was previously in yosys_internals which is more developer focused, rather than user focused.
This commit is contained in:
Krystine Sherwin 2025-03-22 14:18:57 +13:00
parent db0a707b44
commit 47202f51f3
No known key found for this signature in database
3 changed files with 1 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
docs/source/using_yosys/index.rst
View file

@ -16,3 +16,4 @@ ways Yosys can interact with designs for a deeper investigation.
synthesis/index synthesis/index
more_scripting/index more_scripting/index
bugpoint bugpoint
verilog

2
docs/source/yosys_internals/verilog.rst → docs/source/using_yosys/verilog.rst
View file

@ -1,8 +1,6 @@
Notes on Verilog support in Yosys Notes on Verilog support in Yosys
================================= =================================
.. TODO:: how much of this is specific to the read_verilog and should be in :doc:`/yosys_internals/flow/verilog_frontend`?
Unsupported Verilog-2005 Features Unsupported Verilog-2005 Features
--------------------------------- ---------------------------------

1
docs/source/yosys_internals/index.rst
View file

@ -38,5 +38,4 @@ as reference to implement a similar system in any language.
formats/index formats/index
extending_yosys/index extending_yosys/index
techmap techmap
verilog
hashing hashing