mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 22:03:40 +00:00
Code Activity

Docs: Move rtlil_text (back) to appendix

Browse source
This commit is contained in:
Krystine Sherwin 2024-05-27 15:47:15 +12:00
parent 1374fc2e2b
commit 46580cebb3
No known key found for this signature in database
5 changed files with 56 additions and 62 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/yosys_internals/flow/overview.rst
View file

@ -20,7 +20,7 @@ given in :doc:`/yosys_internals/formats/rtlil_rep`.
There is also a text representation of the RTLIL data structure that can be
parsed using the RTLIL Frontend which is described in
:doc:`/yosys_internals/formats/rtlil_text`.
:doc:`/appendix/rtlil_text`.
The design data may then be transformed using a series of passes that all
operate on the RTLIL representation of the design.