mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Fixed generation of temp names in verilog backend

Browse source
This commit is contained in:
Clifford Wolf 2014-11-07 14:40:06 +01:00
parent 4f4d729e02
commit 461594bb83
1 changed files with 5 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

9
backends/verilog/verilog_backend.cc
View file

@ -51,16 +51,17 @@ void reset_auto_counter_id(RTLIL::IdString id, bool may_rename)
if (*str == '$' && may_rename && !norename) if (*str == '$' && may_rename && !norename)
auto_name_map[id] = auto_name_counter++; auto_name_map[id] = auto_name_counter++;
if (str[0] != '_' && str[1] != 0) if (str[0] != '\\' || str[1] != '_' || str[2] == 0)
return; return;
for (int i = 0; str[i] != 0; i++) {
if (str[i] == '_') for (int i = 2; str[i] != 0; i++) {
if (str[i] == '_' && str[i+1] == 0)
continue; continue;
if (str[i] < '0' || str[i] > '9') if (str[i] < '0' || str[i] > '9')
return; return;
} }
int num = atoi(str+1); int num = atoi(str+2);
if (num >= auto_name_offset) if (num >= auto_name_offset)
auto_name_offset = num + 1; auto_name_offset = num + 1;
} }