mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

read_verilog: copy inout ports in and out of functions/tasks

Browse source
This commit is contained in:
George Rennie 2025-05-31 01:08:15 +01:00
parent 4f7ea38b49
commit 45e8ff476e
1 changed files with 14 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

18
frontends/ast/simplify.cc
View file

@ -4099,17 +4099,25 @@ skip_dynamic_range_lvalue_expansion:;
delete arg;
continue;
}
AstNode *wire_id = new AstNode(AST_IDENTIFIER);
wire_id->str = wire->str;
AstNode *assign = child->is_input ?
new AstNode(AST_ASSIGN_EQ, wire_id, arg) :
new AstNode(AST_ASSIGN_EQ, arg, wire_id);
if (child->is_input) {
AstNode *assign = new AstNode(AST_ASSIGN_EQ, wire_id->clone(), arg->clone());
assign->children[0]->was_checked = true;
if (child->is_input)
new_stmts.push_back(assign);
else
}
if (child->is_output) {
AstNode *assign = new AstNode(AST_ASSIGN_EQ, arg->clone(), wire_id->clone());
assign->children[0]->was_checked = true;
output_assignments.push_back(assign);
}
delete arg;
delete wire_id;
}
}
for (auto child : decl->children)