3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-13 07:56:40 +00:00

opt_lut: add -dlogic, to avoid disturbing logic such as carry chains.

This commit is contained in:
whitequark 2018-12-05 15:26:40 +00:00
parent e603484070
commit 45cb6200af
3 changed files with 166 additions and 20 deletions

View file

@ -3,7 +3,7 @@ synth_ice40
ice40_unlut
design -save preopt
opt_lut
opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3
design -stash postopt
design -copy-from preopt -as preopt top