mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Merge pull request #3120 from Icenowy/anlogic-bram

Browse source 
anlogic: support BRAM mapping
This commit is contained in:
Miodrag Milanović 2022-01-19 08:49:58 +01:00 • committed by GitHub
commit 4525e419f6
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
8 changed files with 283 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

13
tests/arch/anlogic/blockram.ys Normal file
View file

@ -0,0 +1,13 @@
read_verilog ../common/blockram.v
hierarchy -top sync_ram_sp
proc
memory -nomap
equiv_opt -run :prove -map +/anlogic/cells_sim.v synth_anlogic
memory
opt -full
design -load postopt
cd sync_ram_sp
select -assert-count 1 t:EG_PHY_BRAM
select -assert-none t:EG_PHY_BRAM %% t:* %D

2
tests/arch/anlogic/lutram.ys
View file

@ -2,7 +2,7 @@ read_verilog ../common/lutram.v
hierarchy -top lutram_1w1r
proc
memory -nomap
equiv_opt -run :prove -map +/anlogic/cells_sim.v synth_anlogic
equiv_opt -run :prove -map +/anlogic/cells_sim.v synth_anlogic -nobram
memory
opt -full