mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 01:54:10 +00:00
booth: Extend test to catch bug from previous commit
This commit is contained in:
parent
0434f9d3d1
commit
4506e11d0f
|
@ -1 +1,15 @@
|
||||||
test_cell -s 1694091355 -n 100 -script booth_map_script.ys_ $mul
|
read_verilog <<EOF
|
||||||
|
module test(clk, a, b, y);
|
||||||
|
input wire clk;
|
||||||
|
input wire [9:0] a;
|
||||||
|
input wire [6:0] b;
|
||||||
|
output wire [20:0] y;
|
||||||
|
|
||||||
|
assign y = a * b;
|
||||||
|
endmodule
|
||||||
|
EOF
|
||||||
|
booth
|
||||||
|
sat -verify -set a 0 -set b 0 -prove y 0
|
||||||
|
design -reset
|
||||||
|
|
||||||
|
test_cell -s 1694091355 -n 100 -script booth_map_script.ys_ $mul
|
Loading…
Reference in a new issue