mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-16 09:26:40 +00:00
Code Activity

Move ram opt around

Browse source
This commit is contained in:
Akash Levy 2024-09-16 18:56:48 -07:00
parent 76b072151d
commit 44789c9f6c
2 changed files with 8 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

11
frontends/verific/verific.cc
View file

@ -3000,6 +3000,11 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
log(" Removing buffers for %s.\n", it->first.c_str());
nl->RemoveBuffers();
log(" Merging RAM write ports for %s.\n", it->first.c_str());
nl->MergeRamWritePorts();
log(" Merging RAMs for %s.\n", it->first.c_str());
nl->MergeRams();
log(" Balancing timing for %s.\n", it->first.c_str());
unsigned result = nl->BalanceTiming(0);
log(" Balance timing result before: %d\n", result);
@ -3018,10 +3023,8 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
log(" Performing final resource merging for %s.\n", it->first.c_str());
nl->OptimizeSameInputSubstractorComparator();
log(" Merging RAM write ports for %s.\n", it->first.c_str());
nl->MergeRamWritePorts();
log(" Merging RAMs for %s.\n", it->first.c_str());
nl->MergeRams();
log(" Inferring clock enable muxes for %s.\n", it->first.c_str());
nl->InferClockEnableMux();
}
if (nl_done.count(it->first) == 0) {