mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Undo some ugly stuff and make more attempted fixes

Browse source
This commit is contained in:
Akash Levy 2024-06-02 23:33:23 -07:00
parent ad1197d5ad
commit 4475b50ffa
4 changed files with 7 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/opt_share.cc
View file

@ -195,8 +195,8 @@ void merge_operators(RTLIL::Module *module, RTLIL::Cell *mux, const std::vector<
for (auto &operand : muxed_operands) {
operand.sig.extend_u0(max_width, operand.is_signed);
// if (operand.sign != muxed_operands[0].sign)
// operand = ExtSigSpec(module->Neg(NEW_ID, operand.sig, operand.is_signed));
if (operand.sign != muxed_operands[0].sign)
operand = ExtSigSpec(module->Neg(NEW_ID, operand.sig, operand.is_signed));
}
for (const auto& p : ports) {