mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-04 08:39:58 +00:00
Code Activity

formalff: Document -declockgate option

Browse source
This commit is contained in:
Jannis Harder 2025-02-12 17:45:02 +01:00
parent 904b4194cc
commit 43b5e109f3
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
passes/sat/formalff.cc
View file

@ -538,6 +538,12 @@ struct FormalFfPass : public Pass {
log(" Add assumptions that constrain wires with the 'replaced_by_gclk'\n");
log(" attribute to the value they would have before an active clock edge.\n");
log("\n");
log(" -declockgate\n");
log(" Detect clock-gating patterns and modify any FFs clocked by the gated\n");
log(" clock to use the ungated clock with the gate signal as clock enable.\n");
log(" This doesn't affect the design's behavior during FV but can enable the\n");
log(" use of formal verification methods that only support a single global\n");
log(" clock.\n");
// TODO: An option to check whether all FFs use the same clock before changing it to the global clock
}