mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

Added dict/pool.sort()

Browse source
This commit is contained in:
Clifford Wolf 2015-01-24 00:13:27 +01:00
parent 1cb4c925d0
commit 43951099cf
7 changed files with 80 additions and 50 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/equiv/equiv_induct.cc
View file

@ -100,6 +100,8 @@ struct EquivInductWorker
log(" Proof for induction step failed. %s\n", step != max_seq ? "Extending to next time step." : "Trying to prove individual $equiv from workset.");
}
workset.sort();
for (auto cell : workset)
{
SigBit bit_a = sigmap(cell->getPort("\\A")).to_single_sigbit();

4
passes/opt/opt_clean.cc
View file

@ -422,6 +422,10 @@ struct CleanPass : public Pass {
if (count_rm_cells > 0 || count_rm_wires > 0)
log("Removed %d unused cells and %d unused wires.\n", count_rm_cells, count_rm_wires);
design->optimize();
design->sort();
design->check();
ct.clear();
ct_reg.clear();
ct_all.clear();