mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 01:16:16 +00:00
Code Activity

Added dict/pool.sort()

Browse source
This commit is contained in:
Clifford Wolf 2015-01-24 00:13:27 +01:00
parent 1cb4c925d0
commit 43951099cf
7 changed files with 80 additions and 50 deletions
Download patch file Download diff file Expand all files Collapse all files

30
kernel/rtlil.cc
View file

@ -373,6 +373,14 @@ void RTLIL::Design::remove(RTLIL::Module *module)
delete module;
}
void RTLIL::Design::sort()
{
scratchpad.sort();
modules_.sort(sort_by_id_str());
for (auto &it : modules_)
it.second->sort();
}
void RTLIL::Design::check()
{
#ifndef NDEBUG
@ -976,6 +984,21 @@ namespace {
}
#endif
void RTLIL::Module::sort()
{
wires_.sort(sort_by_id_str());
cells_.sort(sort_by_id_str());
avail_parameters.sort(sort_by_id_str());
memories.sort(sort_by_id_str());
processes.sort(sort_by_id_str());
for (auto &it : cells_)
it.second->sort();
for (auto &it : wires_)
it.second->attributes.sort(sort_by_id_str());
for (auto &it : memories)
it.second->attributes.sort(sort_by_id_str());
}
void RTLIL::Module::check()
{
#ifndef NDEBUG
@ -1908,6 +1931,13 @@ const RTLIL::Const &RTLIL::Cell::getParam(RTLIL::IdString paramname) const
return parameters.at(paramname);
}
void RTLIL::Cell::sort()
{
connections_.sort(sort_by_id_str());
parameters.sort(sort_by_id_str());
attributes.sort(sort_by_id_str());
}
void RTLIL::Cell::check()
{
#ifndef NDEBUG