mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-04 02:10:24 +00:00
Code Activity

opt_expr: Propagate constants to port connections.

Browse source 
This adds one simple piece of functionality to opt_expr: when a cell
port is connected to a fully-constant signal (as determined by sigmap),
the port is reconnected directly to the constant value.  This is just
enough optimization to fix the "non-constant $meminit input" problem
without requiring a full opt_clean or a separate pass.
This commit is contained in:
Marcelina Kościelnicka 2021-07-27 15:24:48 +02:00
parent 9600f20be8
commit 436d42c00c
3 changed files with 37 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/opt/opt_expr_constconn.ys Normal file
View file

@ -0,0 +1,7 @@
read_verilog opt_expr_constconn.v
select -assert-count 1 t:$add
select -assert-count 1 t:$add %ci w:C %i
equiv_opt -assert opt_expr
design -load postopt
select -assert-count 1 t:$add
select -assert-count 0 t:$add %ci w:C %i