mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-24 23:03:42 +00:00
Code Activity

kernel: SigSpec use more const& + overloads to prevent implicit SigSpec

Browse source
This commit is contained in:
Eddie Hung 2020-03-13 08:17:39 -07:00
parent b567f03c26
commit 432a09af80
14 changed files with 96 additions and 82 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/extract_reduce.cc
View file

@ -286,7 +286,7 @@ struct ExtractReducePass : public Pass
SigSpec input;
for (auto b : input_pool)
if (input_pool_intermed.count(b) == 0)
input.append_bit(b);
input.append(b);
SigBit output = sigmap(head_cell->getPort(ID::Y)[0]);