mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-31 00:13:18 +00:00
kernel: SigSpec use more const& + overloads to prevent implicit SigSpec
This commit is contained in:
parent
b567f03c26
commit
432a09af80
14 changed files with 96 additions and 82 deletions
|
@ -93,7 +93,7 @@ struct PruneWorker
|
|||
for (int i = 0; i < GetSize(lhs); i++) {
|
||||
RTLIL::SigBit lhs_bit = lhs[i];
|
||||
if (lhs_bit.wire && !assigned[lhs_bit]) {
|
||||
conn.first.append_bit(lhs_bit);
|
||||
conn.first.append(lhs_bit);
|
||||
conn.second.append(rhs.extract(i));
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue