3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-23 06:13:41 +00:00

Returning unsigned int

This commit is contained in:
Alain Dargelas 2024-11-06 16:39:58 -08:00
parent 3ad51e06bc
commit 43186b2c7a
2 changed files with 3 additions and 3 deletions

View file

@ -2520,8 +2520,8 @@ std::string RTLIL::Module::rtlil_dump() {
} }
// Returns a hash of the RTLIL dump // Returns a hash of the RTLIL dump
std::string RTLIL::Module::rtlil_hash() { unsigned int RTLIL::Module::rtlil_hash() {
return std::to_string(hash_ops<std::string>::hash(rtlil_dump())); return hash_ops<std::string>::hash(rtlil_dump());
} }
void RTLIL::Module::swap_names(RTLIL::Cell *c1, RTLIL::Cell *c2) void RTLIL::Module::swap_names(RTLIL::Cell *c1, RTLIL::Cell *c2)

View file

@ -1592,7 +1592,7 @@ public:
RTLIL::SigSpec FutureFF (RTLIL::IdString name, const RTLIL::SigSpec &sig_e, const std::string &src = ""); RTLIL::SigSpec FutureFF (RTLIL::IdString name, const RTLIL::SigSpec &sig_e, const std::string &src = "");
std::string rtlil_dump(); std::string rtlil_dump();
std::string rtlil_hash(); unsigned int rtlil_hash();
#ifdef WITH_PYTHON #ifdef WITH_PYTHON
static std::map<unsigned int, RTLIL::Module*> *get_all_modules(void); static std::map<unsigned int, RTLIL::Module*> *get_all_modules(void);