mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-17 01:33:26 +00:00
Code Activity

intel: register bram celltypes

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-04-02 17:01:32 +02:00
parent 0351f852cc
commit 42e01aa1ca
2 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/intel/synth_intel.cc
View file

@ -239,7 +239,7 @@ struct SynthIntelPass : public ScriptPass {
family_opt == "cycloneive" ||
family_opt == "max10" ||
help_mode) {
run("memory_bram -rules +/intel/common/brams_m9k.txt", "(if applicable for family)");
run("memory_bram -rules +/intel/common/brams_m9k.txt -register", "(if applicable for family)");
run("techmap -map +/intel/common/brams_map_m9k.v", "(if applicable for family)");
} else {
log_warning("BRAM mapping is not currently supported for %s.\n", family_opt);