mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-07 09:30:55 +00:00
Code Activity

Rename to abc.*

Browse source
This commit is contained in:
Eddie Hung 2019-04-17 12:15:34 -07:00
parent c1ebe51a75
commit 42c33db22c
3 changed files with 0 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

12
techlibs/ice40/abc.v Normal file
View file

@ -0,0 +1,12 @@
(* abc_box_id = 1 *)
module SB_CARRY (output CO, input CI, I0, I1);
assign CO = (I0 && I1) || ((I0 || I1) && CI);
endmodule
(* abc_box_id = 2 *)
module SB_LUT4 (output O, input I0, I1, I2, I3);
parameter [15:0] LUT_INIT = 0;
// Indicate this is a black-box
assign O = 1'b0;
endmodule