mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-16 06:31:29 +00:00
Code Activity

machxo2: Improve LUT4 techmap. Use same output port name for LUT4 as Lattice.

Browse source
This commit is contained in:
William D. Jones 2020-11-20 18:53:09 -05:00 • committed by Marcelina Kościelnicka
parent 19b043344c
commit 427fed23ee
2 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/machxo2/cells_sim.v
View file

@ -2,7 +2,7 @@ module LUT4 #(
parameter [15:0] INIT = 0
) (
input A, B, C, D,
output F
output Z
);
wire [3:0] I;
wire [3:0] I_pd;
@ -14,7 +14,7 @@ module LUT4 #(
endgenerate
assign I = {D, C, B, A};
assign F = INIT[I_pd];
assign Z = INIT[I_pd];
endmodule
module FACADE_FF #(