mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-24 10:59:40 +00:00
Code Activity

clockgate: test $sdffe rejected

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-05-07 16:13:14 +02:00
parent 687e5442f2
commit 425d47ad2c
1 changed files with 4 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/techmap/clockgate.tcl
View file

@ -1,5 +1,6 @@
yosys -import yosys -import
read_verilog clockgate.v read_verilog clockgate.v
read_verilog ../sim/sdffe.v
yosys proc yosys proc
opt opt
@ -194,6 +195,9 @@ select -module dffe_11 -assert-count 0 t:\\neg_small_tielo
select -module dffe_10 -assert-count 1 t:\$_NOT_ select -module dffe_10 -assert-count 1 t:\$_NOT_
select -module dffe_11 -assert-count 0 t:\$_NOT_ select -module dffe_11 -assert-count 0 t:\$_NOT_
# $sdffe is not gated
select -module sdffe -assert-count 0 sdffe t:* t:\$sdffe %d
#------------------------------------------------------------------------------ #------------------------------------------------------------------------------
design -load before design -load before