mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

remove invalid tests

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-05-07 15:26:09 +02:00
parent c7cd70b103
commit 420d65dd9d
4 changed files with 21 additions and 65 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/memories/wide_all.v
View file

@ -14,7 +14,7 @@ module test(
reg [7:0] mem[3:254];
assign rd[7:0] = mem[{ra, 1'b0}];
assign rd[15:0] = mem[{ra, 1'b1}];
assign rd[15:8] = mem[{ra, 1'b1}];
initial begin
mem[5] = 8'h12;