mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 12:07:51 +00:00
Code Activity

remove invalid tests

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-05-07 15:26:09 +02:00
parent c7cd70b103
commit 420d65dd9d
4 changed files with 21 additions and 65 deletions
Download patch file Download diff file Expand all files Collapse all files

29
tests/asicworld/code_hdl_models_d_ff_gates.v
View file

@ -1,29 +0,0 @@
module d_ff_gates(d,clk,q,q_bar);
input d,clk;
output q, q_bar;
wire n1,n2,n3,q_bar_n;
wire cn,dn,n4,n5,n6;
// First Latch
not (n1,d);
nand (n2,d,clk);
nand (n3,n1,clk);
nand (dn,q_bar_n,n2);
nand (q_bar_n,dn,n3);
// Second Latch
not (cn,clk);
not (n4,dn);
nand (n5,dn,cn);
nand (n6,n4,cn);
nand (q,q_bar,n5);
nand (q_bar,q,n6);
endmodule

15
tests/asicworld/code_hdl_models_d_latch_gates.v
View file

@ -1,15 +0,0 @@
module d_latch_gates(d,clk,q,q_bar);
input d,clk;
output q, q_bar;
wire n1,n2,n3;
not (n1,d);
nand (n2,d,clk);
nand (n3,n1,clk);
nand (q,q_bar,n2);
nand (q_bar,q,n3);
endmodule