mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-26 18:45:34 +00:00
Code Activity

Added "autoidx" statement to ilang file format

Browse source
This commit is contained in:
Clifford Wolf 2014-07-21 15:15:18 +02:00
parent e035f1d886
commit 4147b55c23
3 changed files with 24 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

8
frontends/ilang/parser.y
View file

@ -50,7 +50,7 @@ using namespace ILANG_FRONTEND;
%token <string> TOK_ID TOK_VALUE TOK_STRING
%token <integer> TOK_INT
%token TOK_MODULE TOK_WIRE TOK_WIDTH TOK_INPUT TOK_OUTPUT TOK_INOUT
%token TOK_AUTOIDX TOK_MODULE TOK_WIRE TOK_WIDTH TOK_INPUT TOK_OUTPUT TOK_INOUT
%token TOK_CELL TOK_CONNECT TOK_SWITCH TOK_CASE TOK_ASSIGN TOK_SYNC
%token TOK_LOW TOK_HIGH TOK_POSEDGE TOK_NEGEDGE TOK_EDGE TOK_ALWAYS TOK_INIT
%token TOK_UPDATE TOK_PROCESS TOK_END TOK_INVALID TOK_EOL TOK_OFFSET
@ -82,6 +82,7 @@ optional_eol:
design:
design module |
design attr_stmt |
design autoidx_stmt |
/* empty */;
module:
@ -113,6 +114,11 @@ attr_stmt:
free($2);
};
autoidx_stmt:
TOK_AUTOIDX TOK_INT EOL {
RTLIL::autoidx = std::max(RTLIL::autoidx, $2);
};
wire_stmt:
TOK_WIRE {
current_wire = new RTLIL::Wire;